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Abstract-- Due to a large number of converters in DC grids, 
the simulation speed using traditional electromagnetic simulation 
tools becomes very slow. An ADC (associated discrete circuit) 
switch model can improve the simulation efficiency greatly by 
avoiding the modification of system matrix during switching. 
However, existing ADC switches induce virtual power losses due 
to simulation errors during switching transients. The mechanism 
of the virtual power loss is analyzed, and a power loss model is 
established. An improved ADC switch model is designed by 
adding compensation sources to mitigate the simulation errors. 
Theoretical analyses are carried out to prove this improvement. 
A fast algorithm to obtain the initial values of the compensation 
sources is proposed by utilizing the complementary operation of 
IGBTs. The improved ADC switch provides fast simulation speed 
and high accuracy. The modelling is particularly suitable for 
investigating long term system dynamics of DC grids with 
multiple converters and fast converter transients at the same 
time. 
 
Index Terms—Switches, Modeling, Power losses, Simulation, 
DC grid 
I.  INTRODUCTION 
High voltage DC grids [1-3] based on voltage source 
converter (VSC) technologies have been proposed to connect 
multiple energy sources and AC grids. DC grids can offer high 
reliability, flexibility and controllability of renewable power 
transmission and integration [4-6]. 
Research on DC grids relies on accurate and efficient 
simulation of DC networks and multiple converters. So far, the 
commercial off-line power system electromagnetic simulation 
programs include EMTP-RV, ATP-EMTP, PSCAD-EMTDC, 
NETOMAC and the Simpower toolbox of MATLAB [7]. The 
drawback of these off-line electromagnetic simulation 
programs for DC grids is a slow simulation speed due to a large 
number of converters. The slow simulation speed would not be 
                                                          
 
Project supported by the Joint Research Fund for Overseas Chinese, Hong Kong and Macao Scientists of the National Natural Science Foundation of China 
(Grant No. 51128701 ) 
1
 Q. Mu, Y. Li, X. Zhou and X. Zhang are with the China Electric Power Research Institute, 15 Xiaoyingdonglu, Haidian District, Beijing, 100192, China ( e-
mail:muqing@epri.sgcc.com.cn; liyalou@epri.sgcc.com.cn; xxzhou@epri.sgcc.com.cn; zhangxing@epri.sgcc.com.cn). 
 
2
 J.Liang is with Cardiff University, Cardiff, CF24 3AA, U.K. (e-mail: LiangJ1@cardiff.ac.uk). 
 
acceptable for DC grids with multiple modular multi-level 
converters (MMC) for tens of seconds of simulation duration 
in order to investigate system dynamics of both AC and DC 
networks. It is even more difficult to use these methods for real 
time simulation. 
An averaging model using a mathematic function to 
represent MMC switching [8-11] can achieve very fast 
simulation speed. But switching characteristics can not be 
observed, and abnormal operations such as short-circuit and 
blocking can not be implemented in this model. In [12], a 
model has been developed for MMC which expects fast 
simulation speed by separating the matrix of the converter 
switches and external networks. However this method causes 
large simulation errors due to the delay in data exchanging 
between the converter and the external networks. In addition, 
the method of separating matrix is not suitable for systems with 
many converters because more matrix have to be generated 
which could reduce simulation speed.  
The slow simulation is caused by the inefficient processing 
of switching of converters. Due to the changing of switch 
states, the conductance matrix of whole network has to be 
recalculated when the offline simulation programs are used 
[13]. 
Currently, there are two approaches to increase simulation 
speeds: pre-calculation of a conductance matrix [14] and 
equivalent switch models using the associated discrete circuit 
(ADC) [15, 16]. 
The pre-calculation method calculates the inverse of all 
possible conductance matrixes, which are determined by the 
states of switches, and stores the results before the simulation. 
Therefore, the time for calculating inverse matrix during 
simulation is saved. The drawback is that all the conductance 
matrixes require large memory capacity. A parallel calculation 
technology can be used to reduce the size of the matrix by 
dividing the whole network into several sub-networks [17]. 
However, some networks are not dividable, when the networks 
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are strongly coupled or some components are not suitable for 
decoupling, such as transmission lines [18, 19]. 
An ADC switch is represented by an inductor during the 
ON state and a capacitor during the OFF state. If the “Dommol 
equivalent conductance” [13] of OFF state are equal to that of 
ON state, switching actions do not require modifying system 
conductance matrix. This approach greatly improves the 
simulation efficiency and it can be easily applied in the 
existing electromagnetic algorithm. 
However, the equivalent capacitors and inductors 
calculated by the ADC method may not be equal to the 
parasitic ones of real switches [15, 20]. This discrepancy will 
induce errors in simulation. Meanwhile, there are large 
numerical simulation errors of ADC modeling during transient 
processes [20]. These errors are reflected as switching power 
losses caused by the numerical integration which do not exist 
physically. In [21], this kind of switching losses due to the 
inaccuracy of circuit parameters were observed in simulation 
but without investigation in depth. 
This paper will study the ADC modeling comprehensively. 
The physical principle of the switching power loss is analyzed. 
Simple models of switching power losses are established based 
on the damping of circuits. An improved ADC switch model 
is proposed in order to remove switching power losses and 
decrease numerical errors without losing the simulation 
efficiency of switches.  
This method is implemented and tested in a large scale real-
time simulation platform ADPSS [22], developed by CEPRI. 
This platform has been used widely in academic and industrial 
organizations in China. Simulation is performed to verify the 
proposed algorithm. This fast and accurate method is 
particularly suitable for DC grids with multiple voltage 
sources converters. 
II.  REVIEW OF ADC SWITCH MODELLING 
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Fig. 1 ADC switch modelling 
Models of an ADC switch are illustrated in Fig.1. During 
the ON state, the switch is represented as an inductor L. During 
the OFF state, the switch is represented as a series connection 
of a capacitor C, and a resistor R. The resistor is used to 
mitigate unexpected oscillation due to the interaction between 
the capacitor and external inductive circuits. This small 
resistor has little impact on the switching process of ADC 
switches [23]. 
During the ON state, L L
di
L u
dt
 which can be represented as 
(1) by using a backward Euler discretizing method.  
 
)()()( nIninuG
LCLLL   (1) 
where /LG T L  , )1()(  ninI LCL , uL (n) is the switch voltage at 
the nth simulation time step, iL(n) is the switch current at the nth 
time step, and ΔT is the simulation time step. Therefore the 
inductor branch is modelled as an equivalent conductance GL 
in parallel with a companion current source IcL(n). 
During the OFF state, using the same method, �ሺ௨�−���ሻ�௧ � = �� represented as (2): 
 
)()()( nIninuG
CCCCC   (2) 
where 1( / )CG R T C   , RninuGnI CCCCC )1()1(()(  , where 
iC(n) and uC(n) are the switch current and voltage. Therefore 
the capacitor branch is modelled as an equivalent conductance 
GC in parallel with a companion current source IcC(n). 
The principle of the ADC switch modelling is that the 
equivalent conductance, GC and GL , must be equal in order to 
avoid the modification of system conductance matrix. 
Therefore,  
 
1( )L C
T TG G G R
L C
     
 (3) 
III.  TRANSIENT ERROR AND SWITCHING LOSS MODELING 
An ideal switch has zero resistance and zero voltage drop 
during the ON state and zero leakage current during the OFF 
state. It should also switch on/off in zero time. However a 
switching power loss of an ideal switch could be observed due 
to transient errors of an ADC model. 
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Fig. 2 Switching-on process of ADC switch 
Fig. 2 demonstrates the process of switching-on. The dash 
lines represent the ideal response of a switching-on process, 
while the solid lines represent an ADC switch.  
The switching-on order is sent at the step 0. At this instance, 
the switching model is modified from the capacitor to the 
inductor model, as shown in Fig. 1. The initial current of the 
inductor must be the same as the capacitor which is zero 
ampere. There is no sudden change of the currents of the 
inductor and the external circuit. 
From the step 1, the ADC switch begins charging, and the 
current of the equivalent inductor increases gradually before 
reaching the steady state, and the voltage of the switch 
decreases to 0 gradually at the same time. The product of the 
voltage and current of the ADC model is not zero. 
Correspondingly the energy incurred during this process is not 
zero either which can be regarded as the energy stored in the 
inductor. 
Similarly, during the switching–off process, a capacitor 
with zero initial voltage and zero initial energy will replace the 
inductor of the ADC model. Energy will also be stored in the 
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capacitor with non-zero voltage after reaching the new steady 
state (OFF state). 
 However, the current value of the inductor has to be reset 
in order for the next switching-on process to replace the 
capacitor with a zero current in steady state.  Due to the 
similar reason, the capacitor voltage value has to be reset 
before replacing the inductor during the switching-off. These 
cause virtual switching losses of an ADC model of an ideal 
switch. 
Fig. 3 is a simple model to analyze the transient response of 
an ADC switch. An equivalent conductance and paralleled 
companion current source substitute for the branch of 
switches. The external circuit is represented as a Norton 
equivalent circuit, in which Is is the current source of the 
external Norton equivalent circuits, and Gex is the equivalent 
admittance of the external Norton equivalent circuit. u(n) is the 
terminal voltage, and i(n) the terminal current in discrete 
forms. 
Is
i(n)
u(n) Gex
Switch
External Circuits
iL(n)
 
Fig. 3 Small time-step switch modelling 
The energy of the inductor and the energy in capacitor are 
discarded during the switching-off and on process. In every 
switching circle, the total power loss, Eloss, is 
 
2 2(1 1)
2 2C L
s
loss s
ex
I
E E I LE C
G
  
 (4) 
Because C, L, R and G are not easy to analyze, a factor σ, 
as given in (5), is proposed to simplify equation. 
 
T R
C
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C
       (5) 
Considering (3), L, C and R can be described as the 
function of G and σ, as shown in equation (6). 
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  (6) 
Substituting the expression of the admittance of C and L 
into (4), the switching power losses can be expressed as  
 
2 1 1) )
1
1( (
2
s
loss
ex
I
E
G k
k T    (7) 
where k is the ratio of external equivalent conductance and 
the switch equivalent conductance (Gex/G). 
Assuming the switch works under the rated condition, when 
the switch is open, the voltage across the switch is Vrate; when 
the switch is close, the current through switches is Irate. 
Compared with Fig. 3, the Vrate and Irate can be represented by 
Is and Gex, as illustrated in equation (8). 
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Therefore the power loss can be rewritten as  
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It can be seen from (9) that the virtual switching power loss 
is only related to several factors: Prate (the rated power of the 
switches), k (the ratio of external equivalent conductance and 
switching equivalent conductance) and σ (the ratio of resistor 
in whole branch), not determined by the specific parameters of 
L or C.  
Because the switch model must have efficient damping for 
the oscillation particularly caused by the existence of the 
capacitance, the ratio of the resistance in the capacitance 
branch is normally selected to have the best damping as long 
as the values of R and C meet the requirements listed in (3). 
Therefore σ has already been determined using (5). Also, the 
Vrate and Irate of the switches are determined by application, 
which can not be changed either. Only k can be varied by the 
user. In addition, k is not related to other factors, so only k 
needs to be optimized to minimize the virtual switching loss 
for various applications. 
IV.  IMPROVED MODELLING OF ADC SWITCHES 
The switching power losses of ADC switches due to 
discarding the energy stored in the equivalent L and C causes 
the inaccuracy of simulation. This is the main drawback of the 
ADC switches. In this section, an improved ADC switch 
modeling is proposed to compensate the original switching 
loss. A novel ADC switching algorithm is proposed based on 
the improved modelling to increase the accuracy of simulation. 
A.  Unified form of improved modelling of ADC switch 
i
u
Vcomp
Icomp
Vfwd
Ileak
i u
u
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Fig. 4 Improved method of completed unified ADC switches modelling. 
Fig. 4 illustrates an improved ADC switch model. 
Compared with the model shown in Fig. 1, a compensation 
voltage source, Vcomp, is added in series with the capacitor 
branch, and a compensation current source, Icomp, is added in 
parallel with the inductor branch. For a non-ideal switch, a 
voltage source, Vfwd which represents a forward voltage drop, 
is connected in series for the ON state, while a current source, 
Ileak which represents a leakage current, is connected in parallel 
for the OFF state, as shown in Fig. 4. Normally, Vfwd and Ileak 
are selected to be constant according to switch specifications.
 
Vfwd and Ileak are zero for an ideal switch. If real switching 
losses need to be considered in special cases, Vfwd   can be 
represented as a function of the switch voltage during ON state, 
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and Ileak can be represented as a function of switch current 
during OFF state [24-27]. In most cases, modelling of real 
switching losses has little impact on the dynamic performance 
of a switch model. The switching loss has not been modeled 
for a system simulation in most simulation tools, such as 
RTDS, EMTDC and Simpower [28, 29]. 
The value of Vcomp and Icomp are set at switching instances. 
The purpose of the modification of Vcomp and Icomp is to make 
the state variables of storage elements of the switches to be 
zero in the steady state. 
The voltage u(∞) or current i(∞) in the steady state of the 
switch branch are given in (10), 
 
  
s leak
ex
s fwd ex
I I
u
G
i I V G
   

 (10) 
If the compensation sources are set as (11), 
 
s leak
comp
ex
comp s fwd ex
I IV
G
I I V G
     (11) 
The steady state values of capacitor voltage and inductor 
current are calculated as the equation (12),  
 
( ) ( ) 0
( ) ( ) 0
C comp
L comp
u u V
i i I
           (12) 
Moreover, the initial values of the equivalent capacitor and 
inductor of the ADC switch at switching instances are 0, 
 
(0) 0
(0) 0
C
L
u
i
   (13) 
In conclusion, because of the initial state and the steady 
state of the storage elements during the switching process are 
the same, the energy stored does not change. Also, because the 
energy of the storage element is zero at the steady state, 
according to (12), the power losses due to discarding the 
stored energy become zero. 
B.  Improvement of transient response based on the improved 
ADC switching modelling 
When the switch is turned on, an equivalent inductor model 
is used to represent the switch. The improved switch model is 
used in Fig. 5. The network can be expressed in the equations 
(14), 
 
( ) ( ( ) )
G ( ) ( ) ( )
( ) ( )
ex fwd s
L L
L comp
i n G u n V I
u n i n Ic n
i n i n I
        (14) 
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Fig. 5 Improved switch model with compensation sources during ON state 
In this equation, iL(n) represents the current through the 
equivalent inductor. IcL(n) is the companion current source of 
the equivalent inductor of ADC switch, Icomp is the 
compensation current source. 
When the ADC switch is on the ON state, the IcL(n) is 
expressed as (15) according to (1),  
 
( ) ( 1)L LIc n i n    (15) 
Substituting the expression of IcL(n) to (14), the final 
equation of network for the improved ADC switch can be 
rewritten as: 
 
( ) ( ( ) )
G ( ) ( ) ( ( 1) )
ex fwd s
comp comp
i n G u n V I
u n i n I i n I
         (16) 
According to the initial condition of iL(0) in equation (13), 
iL(0)=0=i(0)-Icomp. In addition as illustrated in (11), Icomp=Is-
VfwdGex. Therefore the equation (17) is obtained. 
 
( ) ( )
G ( ) ( ) ( ) ( ( 1) ( ))
( ) 0
ex s ex fwd
s ex fwd s ex fwd
s ex fwd
i n G u n I G V
u n i n I G V i n I G V
i(0)- I G V
              (17) 
Considering a differential equation with the known initial 
condition, the solution is unique [30]. Therefore the only 
solution of these equations is 
 
( )
( ) 0
s ex fwdi n I G V
u n
    (18) 
This means a steady state can be reached without any 
transient process after the switch is turned on. 
Similarly, according to Fig. 5, the equations (19) of the 
network would be obtained. 
 
( ) ( )
G( ( ) ( )) ( ) ( )
ex s leak
comp C
i n G u n I I
u n V n i n Ic n
       (19) 
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Fig. 6 Improved switch model with compensation source in the OFF state 
In this equation, IcC(n) is the companion current source of 
the equivalent capacitor of the ADC switch, Vcomp is the value 
of the compensation voltage source. 
When the ADC switch is in the OFF state, the IcC(n) is 
illustrated as (2) and Vcomp is (Is-Ileak)/Gex as illustrated in (11)
. 
Substituting the expression of IcC(n) and Vcomp to (19), the 
improved ADC switch is expressed as: 
 
( ) ( )
( ( ) ) ( ) ( ( 1) (n 1) )
(0)
ex s leak
s leak s leak
ex ex
ex s leak
i n G u n I I
I I I IG u n i n G u n i R
G G
G u I I
                (20) 
The only solution of these equations is 
 
( ) 0
( ) s leak
ex
i n
I I
u n
G
    (21) 
This result shows that although these are dynamic 
equations, the solution is a constant. The system reaches the 
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steady state without transient process which is the same as the 
ideal response. The transient error can be minimized. The 
power losses can be eliminated by setting proper values of the 
compensation sources. 
V.  ALGORITHM FOR OBTAINING INITIAL VALUES OF 
COMPENSATION SOURCES 
By selecting proper values of the compensation sources, 
transient errors and virtual power losses can be eliminated. 
However, these values are affected by the external circuits 
which vary for different topologies and load conditions. A 
method is designed in this section to determine the values. 
Most IGBT based converters use diodes connected in anti-
parallel with the IGBTs, such as two-level VSC and half-
bridge and H-bridge based modular multilevel converters in 
DC grids. This paper studies only the converters with all 
switches operating in pairs. 
A two-level three-phase VSC consists of 3 half-bridge 
converters, and an H-bridge consists of 2 half-bridge 
converters. Therefore a half-bridge topology is used to 
illustrate the design algorithm. The equivalent circuit of a half 
bridge is shown in Fig. 7. Norton equivalent circuits are used 
to represent the external circuits at the both AC and DC sides. 
A DC capacitor and an AC inductor are connected to the half-
bridge. It is assumed that the DC voltage and AC current are 
constant during switching transient. 
There are four combination states of the half-bridge, as 
listed in Table.I. 
TABLE.I STATE LIST OF TWO LEVEL CONVERTOR 
STATE Upper arm Lower arm 
1 ON OFF 
2 OFF ON 
3 ON ON 
4 OFF OFF 
The states 1 and 2 are in normal operation. The state 3 is a 
short-circuit, which could damage the converter. The state 4 is 
in the blocked state of IGBTs with only the diodes in operation. 
If a dead time is set for switching, both IGBTs are off during 
the dead time. Therefore the state 4 can be observed during 
normal operation. However, a typical dead time is about 1µs-
2µs, during which the load current continues to flow through 
the freewheeling diode due to the inductive loads [31]. 
Commutations always occur between the IGBT of a switch and 
the freewheeling diode of the other switch in a pair. Therefore 
a dead time does not affect the switching programming for the 
states 1 and 2. In this paper, the state 4 considers only the IGBT 
blocking for a long period when the load current will 
eventually decay to zero. Three types of state flows are defined 
as illustrated in Fig.8. Type 1 is between the two normal states; 
Type 2 is between the normal states and the blocked state; and 
Type 3 is between the normal states and the short-circuit state.  
Is
Switchi(n)
u(n) Gex
Compensation 
Source
Vcomp(n)
G
Icc(n)
Ileak
 
Fig. 7 Topology of half bridge 
S1
S4
S3
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Type 2 Type 2
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S2
 
Fig.8 state flow of half bridge 
The improved ADC models of the switches are used in 
Fig.9, in which it is assumed that the upper switch S1 is in the 
ON state and the lower switch S2 is in the OFF state. 
Type 1: state changes between the states 1 and 2 
Before the switching, S1 is in the ON state represented as an 
inductor model and S2 is in the OFF state represented as a 
capacitor model. Their currents and voltages are: 
 
2 11
1 2 2
1 1 2 2
1 2 1 2 1 2
(0 )(0 ) 0
(0 ) (0 ) 0
(0 ) (0 )
(0 ) ( ) (0 ) ( )
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ac leak
comp comp comp comp
ac leak comp dc fwd comp
u u Vu
i i I i
I I V V
Ic i I I Ic u V V G
                          
 (22) 
When the switches change between the states 1 and 2, S1 is 
replaced by a capacitor model and S2 is replaced by an inductor 
model. The DC voltage udc does not change instantly because 
of the DC capacitor, and the AC current iac does not change 
instantly either because of the inductor. Therefore, the voltages 
and currents of the switches become: 
 
1 2 2
2 11
2 11 2
21
(0 ) (0 ) 0
(0 )(0 ) 0
(0 )(0 )
(0 ) 0(0 ) 0
dc fwd
ac leak
comp ac leakcomp dc fwd
u u V u
i i Ii
I i IV u V
IcIc
                         
 (23) 
Comparing (22) and (23), the initial value of the 
compensation voltage source of S1 can be set as 
Vcomp1(0+)=u2(0-)+Vfwd1-Vfwd2, while the compensation current 
source of S2 can be set as Icomp2(0+)=-i1(0-)+Ileak2+Ileak1.  
The method is therefore summarized as in (24).  
 
(0 ) (0 )
(0 ) (0 )
compi j fwdi fwdj
compi j leaki leakj
V u V V
I i I I
            (24) 
where i and j represent the pair of switches operating in 
complimentary in a half bridge. 
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Fig.9 the companion models of half bridge 
Type 2: state change between the states 1 or 2 and 4. 
These state flows happen in the process of converter 
blocking and de-blocking. 
There are two stages in the converter blocking. First when 
S1 is on and S2 is off, both switches receive the blocking order. 
The inductive AC load current (assuming positive) 
commutates from S1 to the diode of S2. This process is Type 1. 
Then the current through the diode decreases gradually. 
When the current becomes zero at the time t, the converter is 
blocked. This process is Type 2.  
The voltages and currents of the switches at the time t are: 
 
1 2 2
21
21 2
21
( ) ( ) 0
( ) 0( ) 0
( ) 0( )
( ) 0( ) 0
dc fwd
compcomp dc fwd
u t u V u t
i ti t
I tV t u V
Ic tIc t
                    
 (25) 
At this instance, S2 is switched off suddenly. According to 
the electrical circuit laws, the voltages and currents of the 
switches at t=t+ should be: 
 
1 2
1 2
1 2
1 2
( ) ( ) ( ) ( )
( ) 0 ( ) 0
( ) ( ) ( ) ( )
( ) 0 ( ) 0
dc ac ac
comp dc ac comp ac
u t+ u u t u t+ u t
i t+ i t+
V t+ u u t V t+ u t
Ic t+ Ic t+
             
 (26) 
In this equation, uac is the voltage of the external AC 
circuits, which cannot be determined by the half bridge. In fact, 
the electromagnetic simulation programs always provide uac in 
the previous step, uac(t-ΔT). Therefore uac(t-ΔT) is used to 
approximate uac(t). The compensation sources of ADC 
switches can be set as: 
 
   ( )( ) ( )compi accompj j ac fwdiV t+ uV t+ u t Vt ut t t       (27) 
The difference of the initial values at t =t+ are very small, 
especially when the change rate of iac is close to 0. Also, this 
state flow does not always happen in the normal operation. The 
virtual power losses caused by the errors can be neglected.  
In the process of de-blocking from the state 4 to the state 1, 
the voltages and currents of the blocked switches in the state 4 
are illustrated in equation (28): 
 
1 2
1 2
1 1 2 2
1 1 2 2
(0 ) (0 )
(0 ) 0 (0 ) 0
(0 ) (0 )
(0 ) ( ) / (0 ) ( ) /
dc ac ac
comp comp comp comp
dc ac comp ac comp
u u u u u
i i
V V V V
Ic u u V G Ic u V G
                       
 (28) 
where Vcomp1 and Vcomp2 are the values determined by the 
previous blocking process. 
When S1 is switched on, the voltage, udc, is only on S2, and 
the current through S1 remains zero. Their voltages and 
currents of the switches are given in equation (29): 
 
2 11
1 2
1 2 1
1 2
(0 )(0 ) 0
(0 ) 0 (0 ) 0
(0 ) 0 (0 )
(0 ) 0 (0 ) 0
dc fwd
comp comp dc fwd
u u Vu
i i
I V u V
Ic Ic
                     
 (29) 
The method to set the initial values for the de-blocking can 
be summarized as: 
 
(0 ) (0 ) (0 )
(0 ) 0
compi j i fwdj
compj
V u u V
I
         (30) 
Type 3: state change from the states 1 or 2 to 3. 
This state change represents a short circuit of the half bridge 
when both switches are turned on simultaneously by accidents. 
Before the short circuit, S1 is ON and S2 is OFF. Their voltages 
and currents are given in (23). 
When S2 is turned on suddenly, the inductor model is used 
for the both switches. The initial short circuit current through 
the ideal switches is only determined by the DC side circuit, 
and the voltage and equivalent resistance of the DC capacitor 
which are hard to determine.  
This is a fault condition in operation which does not occur 
frequently. An approximation is used for the initial values of 
the compensation current sources as in (31). 
 
(0 ) (0 )
(0 )
compi i short
compj short
I i I
I I
       (31) 
where Ishort is a typical short circuit current of a half-bridge 
under certain voltage level and with certain DC capacitance in 
order for the models reaching real currently quickly. The user 
of the program can select the value according to their 
experience or simply set as zero as used in an un-improved 
ADC model. 
VI.  CASE STUDY 
A multi-terminal HVDC in Fig.10 was used to test the 
algorithm proposed for VSCs. There are five terminals in the 
DC grid. The system specifications and parameters are given 
in TABLE.II. The three-phase voltage source converters have a 
two-level configuration. An example is shown in the terminal 
D. There have been many control system design for a DC grid 
[32, 33]. This paper focuses on the switching control only to 
test the algorithm of improved ADC switches  
The simulation and comparison were performed using three 
simulation platforms, the ADPSS for the unimproved and 
improved ADC switches, the PSCAD for the ideal switches, 
and the HVDC grid test platform in Cardiff University, as 
shown in Fig.11. The ADPSS server is a large scale real-time 
simulation platform. It consists of CPUs (2×IntelXEON E5-
2660 2.2G 8C ), memory (4×8G DDR3 1333M) and a hard 
disk (SAS 300G). The network is used Infiniband with the 
router of Mellanox MIS5025Q-1SFC QDR. The specifications 
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and parameters of the 10kW 3-terminal HVDC grid test 
platform were given in [33].  
XT RTXs Rs
Es
Ed
Rd
RL LL
RL LL
RL LL
RL
LL
RL LL
Filter
L Riava
S1S3S5
S4S6S2
Cp
Cn
A B
C D
E
XT RTXs Rs
Es
XT RTXs Rs
Es
XTRT XsRs
Es
XTRT XsRs
Es
 
Fig.10 Topology of DC grid with five terminals 
 
Fig.11 ADPSS platform and HVDC grid test platform [33] 
TABLE.II THE PARAMETER OF THE DC GRID 
DC sides AC sides Switch Parameter 
Cp 100uF Xs 12.7mH Vfwd   0.01kV 
Cn 100uF Rs 0.1Ω Ileak 0.00001kA 
Ed 200kV XT 12.7mH   
Rd 10Ω RT 2Ω   
fswitching 2000Hz R 0.01Ω   
RL 2Ω L 15.9mH   
LL 88mH Pave 70MW   
  Es(L-L) 90kV   
A.  Test of accuracy in normal operation 
The simulation results of the AC voltage, va, and AC 
current, ia, of the VSC of the terminal D are given in (b)AC 
Line Current 
Fig.12. The transient voltage and current of the switch S1 
are given in Fig.13. 
At every switching, the unimproved ADC switches 
experienced a large transient voltage with a peak value up-to 3 
times of the DC voltage. Both voltages and currents of the 
improved switches are consistent to the ideal ones. 
Physical experiments were carried out to verify the model. 
Fig.14 shows the voltage and current of an IGBT during a 
switching-off process. The DC voltage of the three-phase VSC 
was set as 180V and the AC load current as 15A. Comparing 
to the results in Fig.13, the improved ADC model is very close 
to the experimental results. The transient peak voltage of both 
ADC model and the experimental result is about 1.3 times of 
the DC voltage. 
 
(a)AC Phase Voltage 
 
(b)AC Line Current 
Fig.12 Normal operation of the VSC 
 
(a)switch voltage                     (b) switch current 
Fig.13 Normal operation of switch S1 of VSC 
 
Voltage: 50V/division, Current: 5A/division, Time : 1us/division 
Fig.14 Experimental results of a switching-off process of an IGBT in the 
three-phase VSC  
B.  Test of accuracy in special cases 
Three special operation conditions were used to test the 
switch models: a converter (e.g. of the terminal D) connects to 
a purely resistive load only, blocked, and short-circuited 
suddenly. 
Fig.15 shows the results for the resistive load. The transient 
voltage and current of S1 are illustrated in Fig.16. 
 
(a)AC Phase Voltage 
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(b)AC Line Current 
Fig.15 VSC connects to a resistor 
The improved ADC switch does not show advantages in 
simulation accuracy over the unimproved ADC under the 
purely resistive load. This is because that the improvement of 
the ADC switch is based on sufficient large inductance in the 
AC side. Fortunately most applications of the VSC in HVDC 
and DC have the inductance from the filters, transformer, lines, 
and loads. 
 
(a)switch voltage                     (b) switch current 
Fig.16 Switch voltage and current under when connecting to a resistor 
Fig.17 shows the results for blocking the converter. A 
blocking signal was sent at 0.15s. All IGBTs are blocked and 
the current flows through the diodes for about 0.2ms before 
reaching zero. The improved ADC is much closer to the ideal 
responses than the unimproved ADC. 
 
(a)AC Phase Voltage 
 
(b)AC Line Current 
Fig.17 Blocking responses of the converter  
Fig.18 shows the results for the short-circuit of the 
converter bridge. 
 
(a)AC Phase Voltage 
 
(b)AC Line Current 
Fig.18 Short-circuit of converter bridge 
In this case, the S1 and S4 are both turned on at 0.15s. This 
results in the short-circuit of the arm and generates large short-
circuit current. 
From the waveform, the response of either the improved 
ADC or unimproved ADC switches is not close to the ideal 
response. The improved ADC has slightly better performance 
than the unimproved ADC. These errors are acceptable in the 
simulations for DC grids since the short-circuit does not often 
occur. The total power energy losses due to the modeling for a 
short-circuit can be neglected. 
C.  Test of Power loss 
The modeling inaccuracy causes virtual switching power 
losses of ADC switches. In order to verify the relationship 
between the power loss and the conductance ratio k (the ratio 
of external circuit conductance to the ADC switches in 
equation (7)), different system parameters, L, R and C, are 
used for a converter to achieve different losses. The results are 
listed in TABEL.III.  
Although the L, R, C are different, as long as the ratio, k, is 
the same, the power loss is the same. The power losses are only 
determined by the k. 
TABEL.III THE PARAMETER OF ADC SWITCHES FOR SWITCHING POWER LOSS 
TEST 
L(mH) R(mΩ) C(nF) Vrate Irate k Loss 
0.94 0.093 0.32 200kV 0.8kA 9.0533 13.4% 
0.21 0.42 1.45 200kV 0.8kA 2.2633 6.89% 
0.83 0.11 0.36 400kV 0.4kA 2.2633 6.89% 
Proper selection of the k helps to minimize the virtual power 
loss. Fig. 19 shows the virtual power losses using different 
integration methods when k varies from the 0.5 to 9.5. The 
solid line, ADC-esti, represents the estimated results of an 
unimproved ADC switches calculated according to the 
equation (9), while the dash line represents the simulation 
result the unimproved ADC switch. 
For a comparison, the result of the improved ADC switch, 
and the ideal switch are also shown in Fig. 19. The power loss 
for an ideal switch and the improved ADC model of an ideal 
switch are both close to zero. 
 
Fig. 19 Power losses of different switch model 
To verify the improved ADC modeling for a real switch 
with power losses, the power losses of a three-phase two-level 
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VSC converter using an ADC model, the improved ADC 
model and the HVDC test rig were obtained, as shown in 
Fig.20. In the experiment, about 1500W real power is 
delivered to the AC side, and the DC side power is 1560W as 
shown in Fig.20(b). The power loss is about 60W. At about 6 
second, the AC real power is ramped down to 1000W, the 
corresponding DC side power is 1050W, and the power loss is 
about 50W. 
When the improved ADC model is used, as shown in 
Fig.20(a), the simulation results of the AC side power, PAC-
improved-ADC., the DC side power, PDC- improved-ADC,  and power 
loss (=PDC- improved-ADC-PAC-improved-ADC) are almost the same as 
the experimental results. 
When an unimproved ADC model is used, the AC side 
power, PAC-ADC, is ramped down from 1500W to 1000W. The 
DC side power, PDC-ADC, are 1628W and 1112W respectively. 
So the power loss are about 128W and 112W, which are 68W 
and 62W higher than the actual power losses. This is due to the 
virtual switching power loss of unimproved ADC models.
 
 
(a) Simulation results 
 
(b) experimental results 
Fig. 20 Power losses of a three-phase VSC converter 
D.  Test of simulation speed 
Tests were made to compare the simulation speeds of the 
improved ADC model in ADPSS and the ideal switch in 
PSCAD using a typical PC. In order to evaluate the simulation 
speed of ADC switches, ADPSS and PSCAD programs are run 
using the same laptop. 
Simulation times for different network scales with different 
numbers of VSCs are given in TABLE.IV. In these tests, the 
simulation duration is 2 seconds and the simulation time step 
is 1μs. 
TABLE.IV SIMULATION TIME FOR DIFFERENT SWITCHES MODELING 
Conv 
num. 
Node Branch Switch 
Simulatio
n 
duration 
Improv
ed 
ADC 
Ideal 
switch 
1 28 58 12 2s 37s 69s 
3 78 164 36 2s 75s 214s 
5 128 270 60 2s 125s 489s 
The simulation time for the improved ADC switches is 
much less than that for ideal switches. As the number of VSCs 
increase, the advantage of the ADC switches is more 
significant. Hence the ADC switches are extremely suitable for 
a large scale network, for example DC grids, FACTS and other 
multiple VSCs application. 
When this case study is preformed on the ADPSS Sever, as 
shown in Fig. 11, the results of the simulation times are given 
in Table.V. 
TABLE.V SIMULATION TIME FOR DIFFERENT SWITCHES MODELING IN ADPSS 
INTEL SERVER 
Conv num. Simulation duration 
Improved ADC Ideal switch 
normal parallel normal parallel 
1 2s 18.72s 18.72 35.87s 35.87 
3 2s 45.39s 20.45 83.67 38.76 
5 2s 67.8s 21.65 238.6s 40.12 
Nevertheless, the simulation has not yet achieved real-time. 
FPGA may be a solution for the real-time simulation of DC 
grids. 
E.  Test of multi-modular converter (MMC) 
The improved ADC model can not only be used for two-
level converters but also for various types of multi-level 
converter including MMC, Neutral-Point-Clamped (NPC) 
converters and flying capacitor converters since all the IGBTs 
are operating in pairs. MMC will be the major converters for 
future DC grids. Therefore, as an example, a three-phase 
MMC, as shown in Fig.21, was built using both the improved 
ADC and ideal model in PSCAD. 
L,R
Cn
Cp
arm arm arm
L,R
L,R
SM
SM
SM
SMarm arm arm
 
Fig.21 The topology of the MMC 
The AC side of MMC is directly connected to an inductive 
load. Each arm contains 15 half-bridge based sub-modules. 
The voltage of every sub-module is assumed to be balanced. 
The simulation results of the AC voltage and the DC voltage 
are shown in Fig.22.  
 
Fig.22 Result of the case of MMC 
The simulation time for one MMC is shown in TABLE.VI. 
For a comparison, simulation time for one 3-phase 2-level 
VSC is also given. Since there are much more switches in 
MMC than in a 2-level VSC, it takes quite long time to 
simulate the MMC. However the time consumption has been 
significantly reduced from the PSCAD models. It has become 
realistic to simulate a DC grid with multiple MMC for a longer 
period to test the dynamic performance of transmission 
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networks, and with sufficient accuracy of every IGBT switch. 
TABLE.VI SIMULATION TIME FOR DIFFERENT VSC TOPOLOGIES 
Conv num. Node Branch Switch Duration Improved 
ADC 
Ideal 
switch 
1MMC 276 398 180 0.3s 123s 6765s 
12-level VSC 28 58 12 0.3s 7s 10s 
VII.  CONCLUSION 
This paper analyzes in-depth the ADC switch modeling for 
simulation. The ADC switches can greatly improve the 
simulation efficiency by avoiding the modification of system 
matrix during switching. However, resetting the initial values 
of each switching causes the simulation errors which are 
reflected as virtual switching power losses even for an ideal 
switch.  
A mathematical model of the virtual power loss has been 
established. This model demonstrates the relationship of 
power loss and the parameter of ADC switches, and shows that 
the modification of parameter of ADC switches only can not 
eliminate the virtual switching power loss. 
An improved ADC model is proposed by adding 
compensation voltage and current sources to mitigate the 
simulation errors. A key contribution in this study is to find 
method to determine the initial value of the compensation 
source of the improved ADC switches by using the 
complementary operation of IGBT pairs. 
Simulations have been performed for VSC under normal 
operation, short-circuit of converter bridges, converter 
blocking and modular multi-level configuration to test the 
proposed model. Simulation results prove that the improved 
ADC model is fast in simulation, accurate in switching process, 
and suitable for large system with multiple converters.  
It should be noted that although only the modeling of an 
ideal switch is investigated in this study, the models of 
practical switches with real power losses can be easily 
achieved, e.g. by adding equivalent resistance or voltage 
drops, based on the ideal model. 
The proposed model is particularly suitable for multi-
terminal HVDC grids to investigate both converter transient in 
micro-second range and system dynamics in tens of seconds 
range. It is also suitable for other systems with multiple 
FACTS and HVDC links. 
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